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Abstract—This paper introduces a power and area efficient 
comb-based decimation structure, particularly suited for high 
values of decimation factors which are a power of two. The 
proposed topology has two stages, where the first stage is in a 
non-recursive form and the second one is in a recursive form 
(CIC filter). Moreover, a slight modification of the proposed 
decimator structure is presented in order to obtain an improved 
alias rejection. Simulation results are shown to validate the 
proposed approach. 
I. INTRODUCTION 
Oversampled Sigma-Delta (SD) converters have become 
widely used as a valid alternative to conventional A/D 
(Analog/Digital) converters. These kind of A/D converters 
sample the analog input signal with a frequency much larger 
than the Nyquist frequency, which is expressed through the 
oversampling ratio (OSR). Although SD converters were 
originally conceived for low-frequency, high resolution 
applications, their use has progressively extended to medium 
and high-frequency applications [1]. 
As well known, SD converters are made up of a modulator 
– where the signal is oversampled and quantization noise 
shaping takes place – and a decimator, where the oversampled 
frequency of the modulator is decreased to the Nyquist 
frequency.  Although the modulator is the most critical 
building block, the design of the decimator must be also taken 
into account in order to optimize the performance of the whole 
converter. Indeed, the key part of the decimation stage is a 
decimation filter, which is responsible for the aliasing 
rejection introduced in the process of the decreasing of the 
sampling rate.  
Cascaded-Integrator-Comb (CIC) filters have been widely 
used in the first decimation stage [2], since they require 
neither multiplications or coefficient storage but rather only 
additions/subtractions. However, for large decimation factors, 
CIC filters present a high power consumption due to the 
integration section, which works at the highest sampling rate. 
On the other hand, non-recursive comb filters have been 
reported consuming less power [3]. The most popular non-
recursive structure uses a decimation factor, M, that can be 
represented as a power of two, M=2
P
. In this case the used 
area of the non-recursive comb filter is generally higher than 
that of the corresponding CIC filter, which becomes especially 
critical when large decimation factors are required.  
This paper contributes to this topic and presents a comb-
based decimation structure, which benefits from the power 
efficiency of a non-recursive comb filter and the area 
efficiency of a CIC filter for high values of the decimation 
factor. A modified version of the presented decimator 
topology is also presented, demonstrating an improved alias 
rejection feature, at the expense of slightly increasing the 
circuit complexity.  
II. POWER AND AREA ESTIMATION FOR CIC AND NON-
RECURSIVE COMB FILTERS  
The dynamic power consumption of a decimation filter 
can be estimated by the number of required full adders (FA) 
and registers (FF) as follows [4], 
                                          
where   is the relative frequency of the filter compared with 
the input frequency, and      is the word length increase to 
avoid overflow. The word length increase can be calculated as 
[2] 
                                           
where K is the number of cascaded filters. 
The used area A can be modeled in a similar fashion, since 
it also depends on the number of adders and registers, giving:  
                                            
Using (1) and (3), the power and area estimations for a 
CIC filter, PCIC and ACIC, are respectively: 
                   
             
 
     
 
                                        
where the subscripts I and C are for integrator and comb 
sections, respectively.   
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Similarly, the power and area estimations for non-
recursive comb filter, PComb and AComb, are given by:  
       
                           
  
   
   
     
                                   
   
   
     
As an illustration, Figures 1(a) and 1(b) present the 
estimated power consumption and the required area for CIC 
and non-recursive comb filters, respectively, assuming one bit 
input. The values are normalized by          .  
From Fig. 1(a) it can be seen that, as M increases, the 
power consumption for CIC grows logarithmically while for 
non-recursive comb the growth is asymptotic due to the 
frequency reduction through each stage. As a result, the power 
consumption for a CIC filter is higher than that for a non-
recursive comb filter, especially for high decimation factors. 
On the other hand, from Fig. 1(b) it can be seen that the 
required area of CIC filter increases logarithmically while in 
non-recursive comb the growth is approximately quadratic. As 
a result, the used area for CIC filter is generally less than that 
for the corresponding non-recursive comb, especially for high 
decimation factors.   
 
(a) 
 
(b) 
Figure 1.  Estimated (a) power and ( b) area, for comb and CIC.   
III. POWER AND AREA EFFICIENT COMB STRUCTURE 
A more efficient decimation structure is presented in this 
paper, which balances both, power and area, for large values 
of M. The decimator consists of two stages. The first stage is 
implemented as a non-recursive comb structure and the second 
stage with the CIC structure.  
Fig. 2 shows the block diagram of the proposed 
decimation filter. The transfer function, referenced to high 
sampling rate, is given by: 
         
 
 
     
 
 
          
   
  
 
  
      
     
  
 
     
where M1 and M2 are the decimation factors of the first and 
second stages, respectively, and K is the number of cascaded 
non-recursive comb and CIC filters.  
Due to the world length growth implied by the first non-
recursive comb stage, the input for the second, CIC stage, has 
a word length given by  
                             
          
   
       
Thus, placing (9) into (2), and substituting (2) in (4), from 
(6) and (4), we get the power estimation for Hp(z) given by:  
 
    
                           
  
          
   
 
 
                             
  
                
 
                             
    
         
A similar approach is used to obtain the area estimation Ap 
of Hp(z), as follows: 
                               
          
   
  
                                                
 
Figure 2.  Proposed decimator structure. 
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Note that, in (10) and (11), the values of M1 and M2 are not 
specified. Since M = M1M2 = 2
p
, it is possible to find P-1 
different combinations for M1M2, where M1=2
k
 and M2 =2
P–k
, 
with k = 1, 2…, (P-1). In order to find the optimum value for 
M1, we propose choosing the value of M1 which allows us 
having an estimated power consumption as close as possible 
to the power consumption of a non-recursive comb structure, 
but at the same time, an estimated area as close as possible to 
the area required for a CIC structure.  
To illustrate this process, let us consider M=512=2
P
, so 
that M1 can take the values of 2, 4, 16, 32, 64, 128 and 256.  
In this case, the normalized power consumption of the 
proposed structure for those values of M1 is plotted in Fig. 
3(a). The referent normalized values of power consumption 
for non-recursive comb and CIC structures, both with M=512 
(see Fig. 1(a)), are also presented. From Fig. 3(a), it can be 
seen that for M1≥4 the proposed structure (8) has the same 
power consumption as that of non-recursive comb structure. In 
fact, the power consumption in the proposed structure is 
slightly lower than that in non-recursive comb when 8≤M1≤32. 
 Similarly, the used area of the proposed structure for the 
eight different values of M1 is shown in Fig. 3(b). The referent 
normalized values of area for non-recursive comb and CIC 
structures, both for M=512 (see Fig. 1(b)), are also shown. 
From Fig. 3(b) it can be seen that the used area increases in 
the same fashion as in non-recursive comb filter, (see Fig. 
1(b)). Thus, to obtain a low area in the proposed structure, 
similar to that in the CIC structure, low values of M1 has to be 
used.  
Observing Figs. 3 (a) and (b), it can be concluded that the 
optimal value for M1 is 4. In this way, the proposed structure 
exhibits the low power characteristic as a non-recursive comb 
structure and a low area as the CIC structure.  
Following a similar procedure, the optimal value of M1 can 
be found for higher decimation factors M. For example, the 
optimal values of M1 are 8 and 16 for M= 1024, 2048 and 
M=4096, 8192, respectively. 
Unfortunately, the magnitude response of the proposed 
structure has a low attenuation in the folding bands as the non-
recursive and CIC structures. In the next section, a slight 
modification of the proposed structure is presented in order to 
improve the alias rejection in the first folding band. 
IV. IMPROVEMENT OF ALIAS REJECTION 
In this section we have adopted the idea from [5], where 
the expanded cosine filter is introduced, 
               
                             
in a non-recursive structure in order to improve the 
aliasing rejection in the first folding band. This filter can be 
moved to lower rate as shown in Fig. 4, where K1=K and K2 
is the number of the cascaded filters (12). Next issue is the 
choice of the parameter K2.  
V. CHOICE OF DESIGN PARAMETERS 
The worst case aliasing of the comb filter is at the 
frequency [5] 
 
(a) 
 
(b) 
Figure 3.  Estimated (a) power and (b) area of the proposed strucutre for 
M=512.  
 
Figure 4.  Improved version of the proposed decimator with larger alias 
rejection.  
   
  
 
 
 
  
                                      
where R is the decimation factor which follows the comb 
decimation stage. We will consider here R=2. 
The increase of the worst case attenuation (WCA), for 
each added cosine filter is given as: 
                                               
Denoting the desired WCA in dB as AD , we have: 
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where is the ceiling function and AP is the WCA in the 
structure of Fig. 2. However, in order to avoid the 
decrease of the attenuations in the sub-sequential folding 
bands, the condition K2<K1 must be satisfied. 
Example 1: Let us consider the efficient proposed 
structure with M1=4, M2=128 and K=3, which has the WCA 
of -30dB. However, a WCA of at least -45dB is required. 
The value of K2, for the improved version of the proposed 
structure in Fig. 4, is found to be:  
    
     
    
                                   
The overall magnitude responses along with a zoom in 
the first folding band are shown in Fig. 5. 
VI. IMPLEMENTATION 
The proposed decimator structures have been implemented 
in VHDL, at Register Transfer Level. The VHDL models of 
the filters, including the frequency divider, have been 
synthesized into CMOS standard cells of 0.18um technology. 
The obtained transistor level models of filters, without 
parasitic effects, were used in Synopsys Hspice in order to 
simulate power consumption with a power supply of 1.8V. 
The inputs signal used to verify the performance of the filters 
was the output bitstream of an ideal, first-order one-bit SD 
modulator, in which the input is a sine wave of 9.76 kHz and 
the modulated output has a sampling frequency of 10MHz, 
and an OverSampling Ratio (OSR) of OSR=512. The obtained 
layouts were used to measure the used area of each filter.  
Table I presents a summary of power consumption and 
used area for the non-recursive comb, CIC and proposed filter 
for M=512 and K=3. It can be seen that the CIC filter requires 
more power than the others, but it uses less area. The non-
recursive comb has less power consumption than the CIC, but 
uses more area. The proposed structure has similar power 
consumption than the non recursive comb and almost the same 
used area of the CIC filter as was predicted before.  
Table II presents a summary of power consumption and 
used area for the proposed structure with and without the 
WCA improvement. It can be seen that the improved version 
of the proposed structure has an increase in power 
consumption of 1% compared with the proposed structure. 
Additionally, the improved version of the proposed structure 
has a relative increase of 20% in the used area.  
 
Figure 5.  Magnitude response for filters of Example 1. 
TABLE I.  SUMMARY OF AREA AND POWER CONSUMPTION OF COMB, 
CIC AND PROPOSED FILTER. 
Decimator for 
M=512, K=3. 
Total 
Power  
(µW) 
Total 
Area 
(µm2)  
Comb   226 424,569 
CIC 408 326,041 
Proposed 
M1=4, M2=128  
235 339,309 
TABLE II.  SUMMARY OF AREA AND POWER CONSUMPTION OF 
PROPOSED FILTER WITH AND WITHOUT THE WCA IMPROVEMENT. 
Proposed 
structure with  
M1=4, M2=128 
WCA 
(dB) 
Total 
Power  
(µW) 
Extra 
Power 
(%)   
Total 
Area 
(µm2)  
Extra 
Area 
(%)  
Original 
K=3 
-30 235 0 339,309 0 
Improved  
K1=3, K2 =2 
-46 238 1 423,832 20 
  
VII. CONCLUSION 
A new comb-based decimator architecture has been 
presented, which combines the benefits of non-recursive comb 
and CIC structures, in terms of power consumption and area, 
respectively. An improved version of the proposed topology 
has been also discussed, which increase the alias rejection 
with a slight increase in the power consumption. Both 
structures have been implemented and validated in VHDL 
considering a 0.18um CMOS technology, demonstrating to be 
an efficient solution for the implementation of SD A/D 
converters with high values of oversampling ratio. 
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